- ATMEL 愛(ài)特梅爾 現(xiàn)場(chǎng)可編程門(mén)陣列(FPGA)
- 發(fā)布時(shí)間:2009/2/25 10:47:00 修改時(shí)間:2009/2/25 10:47:00 瀏覽次數(shù):1861
- 首頁(yè)>ATMEL 愛(ài)特梅爾>現(xiàn)場(chǎng)可編程門(mén)陣列(FPGA)
ATMEL 愛(ài)特梅爾 現(xiàn)場(chǎng)可編程門(mén)陣列(FPGA) 當(dāng)前頁(yè)面搜索:Ctrl+F
現(xiàn)場(chǎng)可編程門(mén)陣列產(chǎn)品參數(shù)表
AT40K FPGAs (5 Volts) AT40K FPGAs (5 Volts) AT40KAL FPGAs (3.3 Volts) AT40KAL FPGAs (3.3 Volts) 到期停產(chǎn)的產(chǎn)品
AT40K FPGAs (5 Volts)設(shè)備 描述 AT40K05 5K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam (5V) AT40K10 10K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam (5V) AT40K20 20K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam (5V) AT40K40 40K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam (5V)
AT40KAL FPGAs (3.3 Volts)設(shè)備 描述 AT40K05AL 5K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam. Enhanced performance improvement and bi-directional I/Os (3.3V) AT40K10AL 10K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam. Enhanced performance improvement and bi-directional I/Os (3.3V) AT40K20AL 5K - 50K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam. Enhanced performance improvement and bi-directional I/Os (3.3V) AT40K40AL 5K - 50K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam. Enhanced performance improvement and bi-directional I/Os (3.3V)
現(xiàn)場(chǎng)可編程門(mén)陣列(FPGA) 到期停產(chǎn)的產(chǎn)品設(shè)備 描述 AT40K05LV 5K - 50K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam. AT40K10LV 10K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam (3.3V) AT40K20LV 20K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam (3.3V) AT40K40LV 5K - 50K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam (3.3V) AT6002 AT6K FPGA ideal for use as re-configurable DSP Co-processors (5V) AT6002LV AT6K FPGA ideal for use as re-configurable DSP Co-processors (3.3V) AT6003 AT6K FPGA ideal for use as re-configurable DSP Co-processors (5V) AT6003LV AT6K FPGA ideal for use as re-configurable DSP Co-processors (3.3V) AT6005 AT6K FPGA ideal for use as re-configurable DSP Co-processors (5V) AT6005LV AT6K FPGA ideal for use as re-configurable DSP Co-processors (3.3V) AT6010 AT6K FPGA ideal for use as re-configurable DSP Co-processors (5V) AT6010LV AT6K FPGA ideal for use as re-configurable DSP Co-processors (3.3V)
現(xiàn)場(chǎng)可編程門(mén)陣列(FPGA) AT40K FPGAs (5 Volts) 產(chǎn)品參數(shù)表設(shè)備 F.max (MHz) Max I/O Pins Memory Registers Speed Usable Gates Vcc (V) 封裝 綠色封裝 AT40K05 200 128 2048 256 -2 5K - 10K 5.0 PLCC 84 LQFP 144 TQFP 100 PQFP 100(3.2) PQFP 160(3.2) AT40K10 250 192 4608 576 -2 10K - 20K 5.0 PLCC 84 LQFP 144 TQFP 100 PQFP 100(3.2) PQFP 160(3.2) AT40K20 250 256 8192 1024 -2 20K - 30K 5.0 PLCC 84 LQFP 144 TQFP 100 PQFP 100(3.2) PQFP 160(3.2) AT40K40 250 384 18432 2304 -2 40K - 50K 5.0 SBGA 352(26x26) PQFP 304(2.6)
現(xiàn)場(chǎng)可編程門(mén)陣列(FPGA) AT40KAL FPGAs (3.3 Volts) 產(chǎn)品參數(shù)表設(shè)備 F.max (MHz) Max I/O Pins Memory Registers Speed Usable Gates Vcc (V) 封裝 綠色封裝 AT40K05AL 300 128 2048 496 -1 5K - 10K 3.3 PLCC 84 LQFP 144 TQFP 100 LQFP 144 AT40K10AL 300 192 4608 954 -1 10K - 20K 3.3 PLCC 84 LQFP 144 TQFP 100 LQFP 144 AT40K20AL 300 256 8192 1520 -1 20K - 30K 3.3 PLCC 84 LQFP 144 TQFP 100 LQFP 144 AT40K40AL 300 384 18432 3048 -1 40K - 50K 3.3 LQFP 144 LQFP 144 首頁(yè)>ATMEL 愛(ài)特梅爾>現(xiàn)場(chǎng)可編程門(mén)陣列(FPGA)